View MC92300_301909.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Current Information@www.mot.com/ADC
MC92300
Product Preview
VITERBI Decoder for Digital TV
DTVVIT
This product preview describes a high performance device, a Viterbi Decoder, for Digital-TV applications according to the EBU defined DVB transmission standard for satellite and cable Set-Top systems.
RESET_N
BITCLK VO VLCK VFF VEF SR[2:0]
VC0,VC1[2:0] VDCLK SYMCLK VTSTI[1:0]
Viterbi Decoder - Capability Specification * * * * * * * Operates at max. 50MBits/s output rate to work with all present DVB channels Implements K=7, (1718,1338) Viterbi decoder for rates 1/2, 2/3, 3/4, 5/6 and 7/8 with a survivor depth of 96 Code rate and synchronization control programmable via I2C standard serial bus Automatic rate selection and signal quality output (qval) Full/empty flag generation of input FIFO for system monitoring of VDCLK/BITCLK ratio Simplified system design with internal PLL for the generation of output BITCLK from the incoming VDCLK for all depuncturing modes Available in a 128QFP package
SDA DSA[6:0] SCL
Ordering Information
Device MC92300CG Package 128QFP
VFF VC1[2:0] VC2[2:0] VDCLK
VEF
Synchronizer
FIFO
Depuncturing
Viterbi Core
VO
APLL SYMCLK VLCK SR QVAL 2 VTSTI[1:0] BITCLK
I2C
Interface 7 SCL DSA SDA
RESET_N
Figure 1. Viterbi Decoder Block Diagram
This document contains information on a new product. Specifications and information herein are subject to change without notice.
(c) MOTOROLA, INC. 1997 5/28/97
Product Description
The Viterbi Decoder contains the Viterbi core logic, which operates the K=7 convolutional code and generates a lock indication after successful acquisition. The core works with the main clock BITCLK, which provides the output data VO (output of the Viterbi). This clock is generated by the integrated bit clock generator circuit and is adjusted according to the programmed depuncturing rate. The input to the chip are 3 bit soft decision data VC0/1 from the QPSK demodulator together with the associated demodulator clock VDCLK. Rate adjustment in accordance with the several depuncturing rates is achieved with the input FIFO. The data is read into the depuncturing logic with the internally generated BITCLK.
The Viterbi block employs a method known as Syndrom Based Node Synchronization to achieve both I & Q symbol and punctured rate synchronization. The theory of the Syndrom Based Node Synchronization is based on the observation that the product of the incoming data and a syndrom is zero if there are no errors If errors are present in the data, the probability of 0's and 1's in the product increases. The possible states that the synchronizer has to deal with are a combination of the following factors: 1.The phasing of the received symbols. I & Q input streams can either be processed as-is or can be rotated 90o to account for constellation rotation in the receiver. 2. Determination of the framing of the I and Q bit streams so as to extract the correct symbol. There are four possible ways to frame the two bit stream and the synchronizer must determine the correct one.
Generator Polynomials
The Viterbi decoder is designed to decode bit streams encoded using the DVB standard generator polynomials (1718, 1338).
I2C Interface
The internal registers of the VITERBI are accessible via the I2C interface. After reset, default values are preprogrammed, so that no more configuration is necessary.
Punctured Codes
The Viterbi Decoder is able to decode a basic rate 1/2 convolutional code and the "standard" punctured codes for a k=7 constraint length. The punctured codes are shown in the table below. Specific bits of the original rate 1/2 code sequence are periodically deleted prior to transmission according to the entries in the table, where a 0 means that the bit is deleted and a 1 means that the bit is transmitted. Table 1 Deletion Map For Punctured Rate 1/2 Codes
Coding Rate 1/2 Puncture Map 1 1 11 10 110 101 11010 10101 1111010 1000101
APLL
In order to allow a simple system design, a Analogue PLL is integrated for generation of the output Bit Clock. The following output frequencies Ro are generated for a given DVB transponder Bandwidth TBW respectively for a given input symbol rate Rs . TBW[MHz] Rs[MHz] 38.3 Ro[MHz] for rates 1/2 2/3 3/4 5/6 7/8
2/3
3/4
5/6
36 33 30 27 26 Rs/Ro
28.3 37.7 42.4 47.2 49.5
20.5
20.5 27.3 30.7 34.2 35.9 1 4/3 3/2 5/3 7/4
7/8
Application Synchronization
Prior to outputting valid data the Viterbi decoder block must synchronize to the input data stream, i.e. remove any phase ambiguity in the received symbols and determine the punctured code rate transmitted The MC92300 is used in satellite receiver implementation for DVB.
Packaging
The MC92300 is available in a 128-pin Plastic Quad Flat Pack (128QFP) package.
MOTOROLA 2
MC92300 Rev.1.3
Viterbi Decoder Pin Description
R E S VV E T T RT S SE_ PV T T SA OE T I I E S V V NS [ [ T Y SSI T 1 0 _ N S S DO ] ] NC T E ST TE _S MT O_ DS EE
O O VV VV DDSS DDSS
O O V V VV D DSS D DSS
O VV DD DD
VDD OVDD VC1[2] OVSS VC1[1] OVSS VC1[0] OVSS SYMCLK OVSS VSS VDD OVDD VC0[2] OVSS VC0[1] OVSS VC0[0] OVSS OVSS VSS VDD OVDD VDCLK OVSS VDCLK_DIV2 OVSS VSS TESTSEL FREF TESTOUT
VSS OVSS
128QFP
OVDD VDD VSS OVSS BITCLK OVDD OVSS VLCK OVSS VO OVDD VDD VSS OVSS VFF OVDD VEF OVSS SR[2] SR[1] SR[0] OVDD VDD
V V O S S D D O V V OD D D DD C D V D CS S V S DV S S S S S O D D A L A A S S DD A A A A A D[ [ [ [ [ CD [[S T 01 234 56 L ]] ]]]]]
OVVO V SDV S SDD S D
OV VS SS S
SYMCLK BITCLK VDCLK VDCLK_DIV2 RESET_N VLCK VFF VEF SR[2:0] VO VC0,VC1[2:0] SDA DSA[6:0] SCL TESTSEL, FREF, TESTOUT, VCOCTL
- System Clock (input clock) - System Clock (output clock) - Input Clock - VDCLK/2 - Asynchronous Reset - Viterbi Decoder in Lock - FIFO Full Flag - FIFO Empty Flag - Selected Rate - Viterbi Decoder Output - Soft Decision Input - Data Bus of I2C-interface - Slave Address of I2C-interface - Clock Line of I2C-interface
VTSTI[1:0] VTSTO RESET_ASYNC TEST_SE TEST_MODE
- Test pins - Test output - Teset for Scan Test - Test pin for Scan Mode - Test pin for Scan Mode
MOTOROLA Device Test Pins: 51, 56-62, 105, 110-115, 120 (don't connect these pins) NOT CONNECTED Pins: 27, 33, 34, 88-94, 99-102
- APLL pins
MC92300 Rev.1.3
MOTOROLA 3
Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.
How to reach us: USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver Colorado 80217. 1-800-441-2447 or 303-675-2140 MFax : RMFAX0@email.sps.mot.com -TOUCHTONE (602) 244-6609 INTERNET:http://mot-sps.com/sps/General/sales.html
TM
JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 81-3-3521-8315 ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298
MC92300

▲Up To Search▲

Price & Availability of MC92300

	To Download MC92300 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .